

## FEATURES


- Standard 7x5mm Surface Mount Footprint
- Differential LVPECL or LVDS Outputs
- Frequency Range 19.44 – 212.50 MHz
- Frequency Stability,  $\pm 50$  ppm Standard  
( $\pm 25$  ppm available)
- +2.5Vdc or +3.3Vdc Operation
- Operating Temperature to  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- Output Enable Standard
- Low Phase Jitter, *NON-Multiplied*
- Tape & Reel Packaging
- **RoHS/Green Compliant**

## DESCRIPTION

The Model 335 is a ceramic packaged Voltage Controlled oscillator offering reduced size and enhanced stability. The small size means it is perfect for any application. The enhanced stability means it is the perfect choice for today's communications applications that require tight frequency control.



## ORDERING INFORMATION



Example Part Number: 335P3C3155M5200



**Model 335**  
**Differential LVPECL or LVDS**  
**7x5mm VCXO**


## ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Maximum Supply Voltage	V <sub>CC</sub>	-	-0.5	-	5.0	V
Storage Temperature	T <sub>STG</sub>	-	-55	-	125	°C
Frequency Range LVPECL and LVDS	f <sub>0</sub>	-	19.44	-	212.50	MHz
Frequency Stability (See Note 1 and Ordering Information)	Δf/f <sub>0</sub>	-	-	-	25, 50	± ppm
Absolute Pull Range (See Note 2 and Ordering Information)	APR	-	50, 100	-	-	± ppm
Operating Temperature Commercial Industrial	T <sub>A</sub>	-	-20 -40	25	70 85	°C
Supply Voltage	V <sub>CC</sub>	± 5 %	2.38 3.14	2.5 3.3	2.63 3.47	V
Supply Current LVPECL LVDS	I <sub>CC</sub>	Maximum Load	- -	50 25	75 40	mA
Control Voltage	V <sub>C</sub>	V <sub>CC</sub> = 3.3V	0.0	1.65	3.3	V
Frequency Deviation	Δf	25°C at Time of Shipment	-	130	-	± ppm
Linearity	L	Best Straight Line Fit	-15	10	15	%
Input Impedance	Z <sub>C</sub>	-	50	-	-	kOhms
Transfer Function	-	-	-	Positive	-	-
Start Up Time	T <sub>S</sub>	Application of V <sub>CC</sub>	-	5	10	ms
Modulation Roll-off	-	@ -3dB	25	-	-	kHz
Phase Jitter	t <sub>jms</sub>	Bandwidth 12 kHz - 20 MHz	-	-	1	ps RMS
Enable Function High Enable Input Voltage Disable Input Voltage	V <sub>IH</sub> V <sub>IL</sub>	Pin 2 Logic '1', Output Enabled Pin 2 Logic '0', Output Disabled	0.7*V <sub>CC</sub> -	-	- 0.3*V <sub>CC</sub>	V
Enable Function Low Enable Input Voltage Disable Input Voltage	V <sub>IH</sub> V <sub>IL</sub>	Pin 2 Logic '0', Output Enabled Pin 2 Logic '1', Output Disabled	0.3*V <sub>CC</sub>	-	0.7*V <sub>CC</sub>	V
Disable Current	I <sub>IL</sub>	Pin 1 or Pin 2 Logic '1', Output Disabled	-	-	20	uA
Enable Time	T <sub>PLZ</sub>	Pin 2 Logic '1' or Logic '0'	-	-	10	ms
<b>LVPECL WAVEFORM</b>						
Output Load	R <sub>L</sub>	-	-	50	-	Ohms
Output Duty Cycle	SYM	@ V <sub>CC</sub> - 1.3V	45	-	55	%
Output Voltage Levels Logic '1' Level Logic '0' Level	V <sub>OH</sub> V <sub>OL</sub>	PECL Load PECL Load	V <sub>CC</sub> - 1.025V -	-	- V <sub>CC</sub> - 1.62V	V
Rise and Fall Time	T <sub>R</sub> , T <sub>F</sub>	@ 20% - 80% Levels	-	0.4	1.0	ns
<b>LVDS WAVEFORM</b>						
Output Load	R <sub>L</sub>	-	-	100	-	Ohms
Output Duty Cycle	SYM	@ 1.25V	45	-	55	%
Differential Voltage	V <sub>OD</sub>	RL = 100 Ohms	250	350	450	mV
Output Voltage Levels Logic '1' Level Logic '0' Level	V <sub>OH</sub> V <sub>OL</sub>	LVDS Load LVDS Load	- 0.9	-	1.6 -	V
Rise and Fall Time	T <sub>R</sub> , T <sub>F</sub>	@ 20% - 80% Levels	-	0.4	1.0	ns


Notes:

- Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and 10 year aging at an average operating temperature of +40 °C.
- Minimum guaranteed frequency shift from f<sub>0</sub> over variations in temperature, aging, power supply and load at an average operating temperature of +40°C for 10 years.


**PECL/LVDS OUTPUT WAVEFORM**



**TEST CIRCUIT, PECL LOAD**



**TEST CIRCUIT, LVDS LOAD**



**D.U.T. PIN ASSIGNMENTS**

PIN	SYMBOL	DESCRIPTION
1	V <sub>C</sub>	Control Voltage
2	EOH	Enable
3	GND	Circuit & Package Ground
4	Output	RF Output
5	Output	Complementary RF Output
6	V <sub>CC</sub>	Supply Voltage

**ENABLE HIGH  
TRUTH TABLE**


PIN 2	PIN 4 / PIN 5
Logic '1'	Output
Open	Output
Logic '0'	High Imp.

**ENABLE LOW  
TRUTH TABLE**

PIN 2	PIN 4 / PIN 5
Logic '1'	High Imp.
Open	Output
Logic '0'	Output

## MECHANICAL SPECIFICATIONS

### PACKAGE DRAWING




### MARKING INFORMATION

1. \*\* - Manufacturing Site Code.
2. YYWW - Date code, YY - year, WW - week.
3. Truncated CTS part number.
4. XXXMXXXX - Frequency marked with 4 significant digits after the 'M'.

### Notes


1. Termination pads (e4), barrier-plating is nickel (Ni) with gold (Au) flash plate.
2. Reflow conditions per JEDEC J-STD-020.

### SUGGESTED SOLDER PAD GEOMETRY




$C_{BYPASS}$  should be  $\geq 0.01 \mu\text{F}$ .

### SUGGESTED REFLOW PROFILE



## TAPE AND REEL INFORMATION



Device quantity is 1,000 pieces per 180mm reel.

## ENVIRONMENTAL SPECIFICATIONS

Temperature Cycle:	400 cycles from $-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ , 10 minute dwell at each temperature, 1 minute transfer time between temperatures.
Mechanical Shock:	1,500g's, 0.5mS duration, $\frac{1}{2}$ sinewave, 3 shocks each direction along 3 mutually perpendicular planes (18 total shocks).
Sinusoidal Vibration:	0.06 inches double amplitude, 10 to 55 Hz and 20g's, 55 to 2,000 Hz, 3 cycles each in 3 mutually perpendicular planes (9 times total).
Gross Leak:	No leak shall appear while immersed in an FC40 or equivalent liquid at $+125^{\circ}\text{C}$ for 20 seconds.
Fine Leak:	Mass spectrometer leak rates less than $2 \times 10^{-8}$ ATM cc/sec air equivalent.
Resistance to Solder Heat:	Product must survive 3 reflows of $+260^{\circ}\text{C}$ peak, 10 seconds maximum.
High Temperature Operating Bias:	2,000 hours at $+125^{\circ}\text{C}$ , maximum bias, disregarding frequency shift.
Frequency Aging:	1,000 hours at $+85^{\circ}\text{C}$ , full bias, less than $\pm 5$ ppm shift.
Moisture Sensitivity Level:	Level 1 per JEDEC J-STD-020.

## QUALITY AND RELIABILITY

Quality systems meet or exceed the requirements of ISO 9000:2000 standards.